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ABSTRACT
Ongoing advancement in non-volatile memory such as NVDIMMs have prompted to huge im-
provement in the area of persistent memory. It is faster, byte addressable and can persist without
power. It allows direct manipulation of data in memory unlike other memory system like hard disk
and SSD . It furthers overcomes the limitation of file system overhead that incurs extra burden
to application to handle crash during failure. A Persistent program needs to correctly implement
certain crash consistency mechanisms such as undo and redo logging. The program should be able
to recover to consistent state after failure. Due to volatile caching and reordering of writes within
memory hierarchy, programs need to carefully manage the order in which writes become persistent
when implementing crash consistent software.
Persistent-memory applications ensure the consistency of persistent data by inserting ordering
points between writes to PM allowing the construction of higher-level transaction mechanisms.PM
System have introduced new instructions such as CLWB and SFENCE from x86 and DC CVAP
from ARM to ensure ordering and further introduced high level transactional libraries to ensure
persistence.
Required by the crash consistency guarantee, that is a program returns to a consistent state and
resumes the execution after a failure, a testing tool is expected to detect inconsistencies during the
entire procedure of execution, recovery, and resumption. Therefore, we proposed new method that
will the log all the I/Os using intel pin tool and replay the all the I/Os and check the consistency
of program by comparing the initial image and a final image.We are checking the consistency of
program post failure by emulating the failure by removing some of I/O’s writes while replaying to




Persistent memory (PMEM), occupying the memory bus, is a solid-state high-performance byte-
addressable memory device. By the virtue of its location, PMEM is granted access to memory buses
that enables it to match its capabilities with that of DRAM in terms of speed and latency and
also equals the non-volatility level of NAND flash. As the saying goes, there are two sides to every
coin; one also has to overcome major challenges to successfully carry out the programming in PM
without any glitch. Firstly the limited durability of data in PM and then in the event of power
failure, the inability to retain the caches in the processor results in an inconsistent state on recovery
if data modifications are to be made. Finally, write-back processor caches can re-order updates to
PM, implying that even ordered updates may reach PM out of order.
In order to make data durable enough, consistent updates to PM is ensured by writing appli-
cation to feed data to PM and waiting till it becomes durable. Precisely ‘clflushopt’ and ‘clwb’
instructions, incorporated in x86-64 architecture specification as shown in figure 1, are used to clean
out or write-back a specific line from the cache hierarchy to memory. The subsequent fence instruc-
tion assists the completion of the outstanding flushes and write-backs by freezing the thread for
the time being. The data in line A can be shielded from any crash if completion of data in cache is
achieved by ‘sfence’ by simply using the instruction sequence ‘clwb and sfence’. The Non-temporal
instructions (NTIs) present in the applications help to directly enter into to PM by bypassing the
unnecessary cache and add to that the durability and ordering is further ensured by letting the
write-combining buffers (WCB) to drain completely using the sfence instruction. These operations
are used by the programmers to ensure the desired durability and order updates for consistency by
directly moving data to PM as per the need(1) .
2
Figure 1.1 Instruction Sets Type for Persistent Memory
The task of enforcing consistent updates to PM can be delegated to libraries like Mnemosyne,NV-
Heaps, and NVML. Libraries provide useful functionality such as memory allocation, memory leak
avoidance, type safety, durable transactions and atomic up-dates. These libraries provide a trans-
action interface, shown in Figure1.1, that provides atomic and durable updates of multiple objects.
Figure 1.1 illustrates how libraries provide an atomic update operation that persists a value atom-
ically. This interface frees programmers from the burden of manual data movement. However, the
general-purpose nature of these libraries can preclude low-level software optimization and results
in conservative ordering constraints. For example, atomic transactions may not be needed for some
data structures, such as an append-mostly log or copy-on-write trees.
3
Figure 1.2 PM Interface using load/store
Legacy applications written for filesystems can gain the performance benefits of PM by using
PM-aware file systems such as PMFS, BPFS, NOVA and DAX-based filesystems on Linux such
as ext2, ext4, XFS-DAX. These filesystems bypass the operating system block layer and directly
update data and metadata in PM. Hence, they can provide stronger reliability and consistency guar-
antees than traditional file systems by persisting data synchronously, rather than asynchronously
as done for hard drives and SSDs.So far we discussed the advantages of persistent memory but im-
plementing the persistent memory from programmer point of view is tough.Next section explains
why programming PM is hard.
4
1.1.1 Programming PM is hard
Here one particular example is explained in depth and is examined in the light to show that
PM programming is hard to implement .
Figure 1.3 Programming PM Example-1
In this example, an array data structure is provided to us and is asked to update the second item
B to G. So to begin with, B is firstly updated in crash consistent manner. This can be achieved by
following undo logging mechanism. It is a two-step process; to begin with, the backup of existing
data is made. Once the backup is built up, in-place update is performed to the second item B to
G and finally updated is committed to save the array successfully. To guarantee cross consistency,
write to each step is needed to persist first before proceeding to any further steps and all updates
need to be persisted at the end.
5
Figure 1.4 Programming PM Example-2
In figure 1.3 shows the cross consistent mechanism with three steps backup, update and commit.
First program makes backup of data and set valid bit to 1, write backup and valid bit and then
update array and unset valid bit and writeback all updates.
Figure 1.5 Programming PM Example-3
6
Figure 1.6 Programming PM Example-4
It seems correct but what if there is failure before persistence barrier and there is reordering
therefore it is possible that backup is not persisted, but bit is valid. Thus, we can conclude
programming for crash consistency is very hard. first programmer must implement cross consistency
mechanism and then correct implementation by using persist barrier whenever needed.
1.1.2 Intel Pin Tool
Intel Pin (2)provides a platform for building instrumentation tools. A pin tool consists of
instrumentation, analysis, and callback routines. Instrumentation routines inspect the application’s
instructions and insert calls to analysis routines. Analysis routines are called when the program
executes an instrumented instruction and often perform ancillary tasks. The program invokes
callbacks when an event occurs, for example, when it is about to exit.we have developed a simple
pin tool that prints the memory addresses of all data and data a program writes. Instruction is an
instrumentation routine that Pin calls the first time the program executes an instruction, so the
routine can specify how it should be instrumented. If the instruction writes memory, this example
pintool inserts a call to Address—an analysis routine—and directs Pin to pass it the memory
reference’s effective address. Immediately before a memory reference executes, the program calls
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Address, which prints the address to a file. The program invokes a callback routine, Fini, when it
exits. Instrumentation and callback routines are registered in the pintool’s main function.
Pin uses a just-in-time (JIT) compiler to insert instrumentation into a running application. The
JIT compiler recompiles and instruments small chunks of binary instructions immediately prior to
executing them. Pin stores the modified instructions in a software code cache where they execute
in lieu of the original application instructions. The code cache allows Pin to generate code regions
once and reuse them for the remainder of program execution, amortizing compilation costs. Pin’s
average base overhead is 30 percent, and user-inserted instrumentation adds to the time
1.1.3 Virtual to Physical address
There are two approaches we can take to get the physical address(3):
1. Add a syscall to the kernel that, given a virtual address, will return the physical address.
However, modifying the kernel breaks the rule of doing everything from user space so we must rule
this out.
2. Use the pagemap file for a process to get the frame a page is mapped to and then use that
to seek into /dev/pmem and replay the write command there.
Using this approach, it is entirely possible to translate a virtual address to a physical address
in user space.
/proc/[pid]/pagemap
The pagemap provides user space access to how the kernel is managing the pages for a process.
It is a binary file so extracting information from it is a little bit tricky. there are 64 bits worth of
information for every page. We are interested in bits 0-54, the page frame number.In order to get
the page frame number for a given page from the pagemap, we need to determine the offset into
the pagemap to seek to. This can be done as such:Given an address, we divide it by the page size
and then multiply by 8. There are 64 bits, or 8 bytes, of info for each page.Then we seek to that
position in the file and read the first 7 bytes. We are interested in bites 0-54. That is a total of
55 bits. So, we read the first 7 bytes (56 bits) and clear bit 55. But 55 is the soft-dirty flag which
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we don’t care about.Now that we have the page frame number, we can easily calculate the physical
address of our buffer as such as shown in figure 1.6 & 1.7.
Figure 1.7 Virtual to Physical address-1
physcial addr = (page frame number ¡¡ PAGE SHIFT) + distance from page boundary of
buffer
where PAGE SHIFT is a kernel define. For my x86 64 system, it was defined as 12.
9
Figure 1.8 Virtual to Physical address-2
1.1.4 Workload Types
This sections explains the different types of libraries which can be used to test our tool.
• Mnemosyne
Mnemosyne(4) provides a simple interface for programming with persistent memory. pro-
grammers declare global persistent data with the keyword persistent or allocate it dynamically.
Mnemosyne provides primitives for directly modifying persistent variables and supports consistent
updates through a lightweight transaction mechanism. Compared to past work on disk-based per-
sistent memory, Mnemosyne is much lighter weight, as it can store data items as small as a word
rather than a virtual memory page.
• PMDK
The Persistent Memory Development Kit (PMDK)(5) is a collection of libraries and tools for
System Administrators and Application Developers to simplify managing and accessing persistent
memory devices. Tuned and validated on both Linux and Windows, the libraries build on the Direct
10
Access (DAX) feature which allows applications to directly access persistent memory as memory-
files.
• PMFS
PMFS (6)is a file system for persistent memory. The file system is optimized to be lightweight and
efficient in providing access to persistent memory that is directly accessible via CPU load/store
instructions. It manages the persistent memory directly and avoids the block driver layer and page
cache layer and thus provides synchronous reads and writes to persistent area. It supports all the
existing POSIX style file system APIs so that the applications need not be modified to use this
file system. In addition, PMFS provides support for huge pages to minimize TLB entry usage and
speed up virtual address lookup. PMFS’s mmap interface can map a file’s data directly into the
process’s address space without any intermediate buffering. This file system has been validated
using DRAM to emulate persistent memory. Hence, PMFS also provides an option to load the file
system from a disk-based file into memory during mount and save the file system from memory
into the disk-based file during unmount. PMFS also guarantees consistent and durable updates
to the file system meta-data against arbitrary system and power failures. PMFS uses journaling
(undo log) to provide consistent updates to meta-data.
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CHAPTER 2. RELATED WORK
Papers and reports pertaining to evaluation of crash consistancy have been on the rise since
persitant memory is gaining pace.The paper ‘PMTest: A Fast and Flexible Testing Framework
for Persistent Memory Programs’ (7) proposes a crash consistency testing framework that is both
flexible and fast. PMTest provides flexibility by providing two basic assertion-like software checkers
to test two fundamental characteristics of all CCS: the ordering and durability guarantee. These
checkers can also serve as the building blocks of other application-specific, high-level checkers.
PMTest enables fast testing by deducing the persist order without exhausting all possible orders.
PMTest tools Requires lot of manual efforts to cover all the cases thus might consume lot of time.
It Cannot be used as generic tool, need to be linked application with PMTest code. It does not
consider the bugs after recovery.
’Cross-Failure Bug Detection in Persistent Memory Programs (8)’talks about a tool that detects
cross-failure bugs by considering failures injected at all ordering points in pre-failure execution
and checking for cross-failure races and cross-failure semantic bugs in the post-failure continua-
tion.Consistency depends critically on the order of persistent memory access in both pre-failure
and post-failure execution. Because hardware may reorder persistent memory accesses both before
and after failure, validation of crash-consistent programs requires holistic analysis of both execu-
tion stages. XFDetector has detected four new bugs in three pieces of PM software: one of PMDK
examples, a PM-optimized Redis database and a PMDK library function. XFDetector is Slower as
compared to PM test.It Need to run code too many times based on ROI.
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CHAPTER 3. IMPLEMENTATION
The generation of test image is initiated by running Mnemosyne and NVML application by
capturing the I/O commands using the Intel pin tool, so generated commands , are parallely saved
in a file. These commands are further used to generate the test image by simply replaying the write
commands and data using physical address calculated by virtual address .
Figure 3.1 Log and Replay writes
3.1 Introduction
This section primarily focuses on setup which helped in implementing the entire experiment.
The experiment is conducted on a machine having Intel Core i7 3.00GHz CPU, 8GB main memory,
and 4 GB emulated persistent memory. The operating system is Linux distribution based, Ubuntu
16.04 LTS with kernel v4.4,Compiler GCC/G++-4.8.4. As soon as the application is run, the
actual data and the data size (bytes) are recorded in data.out file by the memory tracer while
taking into consideration the actual offset with respect to physical address into log.out file. All
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the write commands are recorded by log.out file and the corrupted image is further reproduced by
simply trimming off the write command based on range of ID given.
3.1.1 PM Emulation
To permanently allocate space for persistent memory in a Ubuntu system, first we need to
add a kernel boot parameter.
Edit /etc/default/grub with sudo privilege.
Change line:
GRUB CMDLINE LINUX DEFAULT=”quiet splash”
To
GRUB CMDLINE LINUX DEFAULT=”quiet splash memmap=4G!4G”
4GB will be sufficient for our purpose. Save the changes and execute:
textbfsudoupdate− grub
Then reboot the system to make the parameter take effect. After the restart, you shall
see a new PMEM device with directory /dev/pmem0m or /dev/pmem0 with command:
$ df -Th
Create mounting point for PMEM device:
First format the raw partition /dev/pmem0 we got from previous steps:
$ mkfs. ext4 -F /dev/pmem0
Then create a mounting point with the name you wish, here we will name it as pmem:
$ mkdir /mnt/pmem
Finally, mount the device to the mounting point with DAX option:
$ mount -o dax /dev/pmem0 /mnt/pmem
Now you can use this persistent memory device like a normal file folder
3.1.2 Intel pin tool installation
Download the pin program tarball
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$ wget http://software.intel.com/sites/landingpage/pintool/downloads/pin-xxxx- gcc.4.4.7-
linux.tar.gz
Untar it
$ tar -xzf pin-xxxx-gcc.4.4.7-linux.tar.gz
Managed platforms support
$ setenv INTEL JIT PROFILER64 The Pin kit full path /intel64/bin/libpinjitprofiling.so
Building the Example Tools
$ cd source/tools/ManualExamples
$ make all TARGET=intel64
3.1.3 Log Writes
Figure 3.2 Record writes
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3.1.4 Replay Writes
Figure 3.3 Replay Logs1
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Figure 3.4 Replay Logs2
3.1.5 Mnemosyne Installation
Dependencies:
• SCons: A software construction tool
• GCC 6.2.1 or above
• GLIBC 2.19 or above
• Libconfig
$ apt-get install libconfig-dev libconfig9
• gelf
$ apt-get install libelf-dev elfutils
• libevent (For memcached
$ apt-get install libevent-dev
17
ALPS persistent memory allocator











$ cmake .. -DTARGET ARCH MEM=CC-NUMA -DCMAKE BUILD TYPE=Release
$ make
3.1.6 NVML Installation




To build the latest development version, just clone this tree and build the master branch:
$ git clone https://github.com/pmem/nvml
$ cd nvml
$ make
If we want to compile, and hopefully run the builtin tests, with a different compiler, we have
to provide the CC and CXX variables. For example:
$ make CC=clang CXX=clang++
18
Run below commands to run the tool.
Figure 3.5 Commands to Run Tool
19
CHAPTER 4. RESULTS
This section contains the Experiment and the results obtained by running the PMTests since
we used PMTest as reference for conducting our experiment.
4.1 Real-world bugs
pmdk btree.patch reproduces the bug found in btree map.c.
Bugs present is extra tx add: Add persistent data that will not be modified in a transaction
to the log.
Figure 4.1 Btree Real World Patch
Figure 4.2 Btree Real World Bugs
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Figure 4.3 Btree Double Add Real World Patch
pmdk btree doubleadd.patch reproduces the double TX ADD performance issue found in
btree map.c.
21
Figure 4.4 Btree Double Add Real World Bugs
pmdk rbtree.patch reproduces the bug addressed is missing undo log entry in rbtree example
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Figure 4.5 Rbtree Real World Patch
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Figure 4.6 Rbtree Real World Bugs
4.2 Synthetic Bugs
rbtree backup 4.patch contains bugs associated with missing or misplaced backup of persis-
tent objects.
Figure 4.7 Rbtree Synthetic Patch
24
Figure 4.8 Rbtree Synthetic Bugs
ctree backup 1.patch contains bugs related to Correct reorder of backup.
Figure 4.9 Ctree Synthetic Patch 1
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Figure 4.10 Ctree Synthetic Bugs 1
ctree backup 2.patch contains bugs associated with missing or misplaced backup of persis-
tent objects.
Figure 4.11 Ctree Synthetic Patch 2
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Figure 4.12 Ctree Synthetic Bugs 2
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CHAPTER 5. SUMMARY AND FUTURE WORK
In-depth analysis of the behavior of various memory applications like pmdk, Mnemosyne, es-
pecially under faulty condition, has been done to proficiently expedite the process of finding bugs.
Intel pin tool has been successfully demonstrated as a great asset to emulate the buggy application.
To overcome the glitch, a general logging library has been created that can facilitate in locating
the bugs in crash consistent application in both, pre-recovery and post-recovery state. Numerous
tests and trials have been left for the future due to time constraints. Future work relates to deeper
analysis of different mechanisms to further evaluate the effectiveness of this tool. There are also
many ideas that could be exploited to try to obtain the most effective way for increasing the relia-
bility and further authenticate the usage of this tool by verifying the correctness for wider array of
problems. The behavior of PM software needs to be investigated in detail in the event of any crash
and improve its efficacy. To pin point the location of bug in the application, an intensive study is
prerequisite to track partial write with respect to PM software. The tool needs some exposure to
different workloads to further enhance its scope for different challenges
28
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